

Manufacturer	Type/Model Name	Frequency	Description	Standard/Notes	Security
Alien Technology	Higgs 2	860-960 MHz	EPC up to 192 Bits, TID 64 Bits	ISO18000-6C - EPC Gen2	?none? Dynamic Authentication™ - Enhanced IC security using a non-digital, unique and non-cloneable "finger-print" - Practically eliminates copied tags being applied to counterfeit or goods of higher value. A 64-bit Unique TID for authentication and serialization applications, an extendable EPC memory bank, 512 bits of user memory for distributed data applications, and password protected read and write support capabilities to prevent unauthorized viewing and modification of the tag's data.
	Higgs 3	860-960 MHz	EPC up to 480 Bits, TID 64 Bits	ISO18000-6c - EPC Gen2	An optimized memory footprint includes a 32-bit TID, a 64-bit Unique TID for authentication and next generation serialization applications, a 128-bit EPC memory bank, 128 bits of user memory for distributed data applications, and password protected read and write support capabilities to prevent unauthorized viewing and modification of the tag's data.
	Higgs 4	860-960 MHz	EPC up to 512 Bits, TID 64 Bits	ISO18000-6c - EPC Gen2	?none? QT technology's Short-Range Mode adds a layer of physical protection to a user's private data by reducing the tag's read range to less than one-tenth of its normal range. So while a reader can always singulate the tag and read its currently exposed identifier (EPC or alternate product identifier) from normal range, any attempts to access the Private Data Profile from a distance will cause the tag to lose power and drop out of its dialog with the reader. The short-range feature ensures that protected information is not readable unless the tag is very close to a reader antenna.
	Monza 3	860-960 MHz	EPC up to 128 Bits	EPC Gen2 - ISO18000-6	?none?
Monza 4D	860-960 MHz	EPC up to 128 Bits - User Memory 32 Bits	EPC Gen2 - ISO18000-6	?none?	
Monza 4E	860-960 MHz	EPC up to 496 Bits - User Memory 128 Bits	EPC Gen2 - ISO18000-6	?none?	
Impinj	Monza 4QT	860-960 MHz	EPC up to 128 Bits - User Memory 128 Bits	EPC Gen2 - ISO18000-6	?none? QT technology's Short-Range Mode adds a layer of physical protection to a user's private data by reducing the tag's read range to less than one-tenth of its normal range. So while a reader can always singulate the tag and read its currently exposed identifier (EPC or alternate product identifier) from normal range, any attempts to access the Private Data Profile from a distance will cause the tag to lose power and drop out of its dialog with the reader. The short-range feature ensures that protected information is not readable unless the tag is very close to a reader antenna.
	Monza 5	860-960 MHz	User Memory 128 Bit	EPC Gen2 - ISO18000-6	?none?
	Monza X-2K Dura	860-960 MHz/12C	EPC up to 128 Bits - User Memory 2176 Bits	EPC Gen2 - ISO18000-6	?none? QT technology's Short-Range Mode adds a layer of physical protection to a user's private data by reducing the tag's read range to less than one-tenth of its normal range. So while a reader can always singulate the tag and read its currently exposed identifier (EPC or alternate product identifier) from normal range, any attempts to access the Private Data Profile from a distance will cause the tag to lose power and drop out of its dialog with the reader. The short-range feature ensures that protected information is not readable unless the tag is very close to a reader antenna.
	Monza X-8K Dura	860-960 MHz/12C	EPC up to 128 Bits - User Memory 8192 Bits	EPC Gen2 - ISO18000-6	?none? QT technology's Short-Range Mode adds a layer of physical protection to a user's private data by reducing the tag's read range to less than one-tenth of its normal range. So while a reader can always singulate the tag and read its currently exposed identifier (EPC or alternate product identifier) from normal range, any attempts to access the Private Data Profile from a distance will cause the tag to lose power and drop out of its dialog with the reader. The short-range feature ensures that protected information is not readable unless the tag is very close to a reader antenna.
EM-Marlin Microelectronic (acquired Sokymat in 2003)	H4001	50/130/400 kHz	Read only, 64 Bits		none
	EM4102/H4102 (replaced by EM4200)	125 kHz	Read only, 64 Bits		none
	H4003	125 kHz - 3.25 MHz	Read only, 64 Bits		none
	EM4005/EM4105 (old H4005 - replaced by EM4200)	100-150 kHz	Read only, 128 Bits	ISO11784/85 Compatible	none
	EM4006 (old H4006)	13.56 MHz	Read only, 64 Bits		none
	EM4022/P4022	Multifrequency	Read only, 64 Bits		none
	EM4025/EM4125	100-150 kHz	Read only, 55 Bits		none
	EM4026	125 kHz	Read only, 64 Bits		none
	EM4033	13.56 MHz	Read only, 64 Bits	ISO15693	none
	EM4034 (same as EM4035 but no crypto)	13.56 MHz	R/W, 448 Bits	ISO15693	Password (block 0) is never readable but written only in Secure mode. Super User Memory, EAS and Lock Block (block2) can be read by all users but written only in Secure mode. Lock block defines which memory blocks are locked against programming. All user memory words (Blocks 3 to 13) are always readable. Write access rights to User Words (blocks 3 to 11) depend on appropriate Lock Block. Secure mode is enabled by Login command. Login proprietary command is E4 and checks password stored in block0 - password cannot be read - password can be changed only after a successful login (Secure Mode). The 32k bit EEPROM memory contained in the chip is organized in 50 words of 64 bits, each word can be irreversibly locked (same as EM4034?).
	EM4035 (same as EM4034 & EM4135 but with crypto)	13.56 MHz	R/W, 3.2K Bits	ISO15693	The chip contains 1 Kbit of EEPROM which can be configured by the user, allowing a write inhibited area, a read protected area, and a read area output continuously at power on. The memory can be secured by using the 32 bit password (stored in block0) for all write and read protected operations. The password can be updated, but never read. Also chip has a control word (block2-bit16 pwd on/off) and a protection word (block1 - set blocks protection for read/write). The memory can be secured by using the 32 bit password for all write and read protected operations. The password can be updated but never read. User defined Write protected words. User defined Read protected words. The user can define a password and protect part or all of the memory - password is (optionally) linked to a decremental counter; if the counter reaches 0 all memory is totally locked, only non-protected blocks can be read-only. Each block can be read and/or write protected and this protection (bit=1) is OTP (unreversible). none
	V4050	125 KHz	R/W, 1024 Bits		The chip contains an implementation of a crypto-algorithm with 96 Bits of user configurable secret-key (unreadable) contained in EEPROM. Blocks 4 through 9 contain the 96 bits of secret key. These bits influence the crypto-algorithm but cannot be read directly. none
	EM4055	125 kHz	R/W, 1K Bits		none
	EM4056/P4056 (aka MicroCID 1106)	100-150 kHz	R/W, 2K Bits		none
	EM4069/EM4169 (old Sokymat T5/Novo7)	100-150 kHz	R/W, 128 Bits		none
	V4070	125 kHz	R/W, 160 Bits		none
	V4082	chip-only	ROM, 64 Bits		none
	EM4083	115-140 kHz	R/W, 512 Bits		none
	P4092	100-150 kHz	Base Stations		none
	EM4094	13.56 MHz	Base Station	ISO15693-14443A/B	-
	EM4095 (old P4095)	125 kHz	Booster Circuits		-
	EM4100 (old H4100 - replaced by EM4200)	100-150 kHz	Read only, 64 Bits		none
	EM4102 (old H4102 - replaced by EM4200)	125 kHz	Read only, 64 Bits		none
	EM4105/EM4005	125 kHz	Read only, 128 Bits		none
	EM4122	860-960 MHz	Read only, 64 Bits		none
	EM4123 (protocol compatible with EM4122 & EM4222)	860-960 MHz	Read only, 64 Bits		none
	EM4124	860-960 MHz	R/W, 176 Bits	ISO18000	32 bit Kill Password (block0+block1), and 32 bit Access Password (block2+block3) (default pwds = 0000700000000000)
	EM4126	860-960 MHz	R/W, 224 Bits	ISO18000	none
	EM4133	13.56 MHz	R/W, 512 Bits	ISO15693	Password is located at block0 (it is never readable but written only in Secure mode after a successful Login command). Super User Memory, EAS and the Lock Block area (block2) can be read by all users but written only in Secure mode. Lock block bits define which memory blocks are locked against programming/writing operations. All user memory words (Blocks 3 to 13) are always readable and can be write protected with the corresponding lock bits. Write access rights to User Words (blocks 3 to 11) depend on appropriate Lock Block bit. Secure mode is enabled only by a successful Login command (right password value). The 2.4 kbit EEPROM memory contained in the chip is organized in 38 words of 64 bits, each word can be irreversibly locked (same as EM4034?).
	EM4135 (same as EM4035 but no crypto)	13.56 MHz	R/W, 2432 Bits	ISO15693	The memory can be secured by using the 32 bit password (stored in block0) for all write and read protected operations. The password can be updated, but never read. Also chip has a control word (block2-bit16 pwd on/off) and a protection word (block1 - set blocks protection for read/write). The chip contains an implementation of a crypto-algorithm with 96 Bits of user configurable secret-key contained in EEPROM. Bits 15 and 14 of word 1 are used as Lock-Bits. The memory can only be accessed for writing or erasing if these two bits have the contents "x0" as when they are delivered. The memory can be unlocked by using the PIN-code command; in that case, the lock bits are reset from the value "x1" to the value "x0". Words 4 through 9 contain the 96 bits of secret key. These bits influence the crypto-algorithm but cannot be read directly. Words 11 and 12 contain the 32 bits of PINCode. These two words can be written when the lock bits are in unlocked state. They cannot be read out as for the secret key.
	EM4150/EM4350 (replaced by EM4450/EM4550)	100-150 kHz	R/W, 1K Bits		Word 2 contains a 32 bit password. The password value can be changed only after a successful Login command. The 32 bit Password word has to be sent to the chip during a Login command to enable password protected operations. The password word can not be read out with a read word command. There is also a "Read Login Bit". When set to logic 1, the reading of all words, except Words 0 and 1 (manufacturer and UID blocks), by using the Read Word command is protected. Reading any of these words using the Read Word command, can be done upon successful execution of a Login command. There is also a "Write Login Bit" when the Write Login bit is set to logic 1, modification of EEPROM content is protected. Writing any word using Write Word command or changing protection using Protect command, can be done upon successful execution of a Login command. none
	EM4170	125 kHz	R/W, 256 Bits		Word 2 contains a 32 bit password. The password value can be changed only after a successful Login command. The 32 bit Password word has to be sent to the chip during a Login command to enable password protected operations. The password word can not be read out with a read word command. There is also a "Read Login Bit". When set to logic 1, the reading of all words, except Words 0 and 1 (manufacturer and UID blocks), by using the Read Word command is protected. Reading any of these words using the Read Word command, can be done upon successful execution of a Login command. There is also a "Write Login Bit" when the Write Login bit is set to logic 1, modification of EEPROM content is protected. Writing any word using Write Word command or changing protection using Protect command, can be done upon successful execution of a Login command. none
	EM4200 (replaces EM4100/4102/4005/4105)	125-134.2 kHz	Read only, 64 Bits	ISO11784/85 Compatible	none
EM4205/EM4305	125-134.2 kHz	R/W, 512 Bits	ISO11784/85 Compatible	The enhanced 32 bit password (pwd changeable by write password command only in Secure Mode) security feature permits a flexible administration of the memory access rights which makes it the right solution for advanced theft protection. In Secure mode (logging with password), the write access to the user's data memory depends on Lock bits only. A pair of bits define the protection status of the corresponding user's data memory page against reading and/or writing - Protection bit status is not taken in account in secure mode - Changeable in Secure mode by Protected Page command. The customer data privacy and security is guaranteed by a powerful and fast crypto engine implemented in the chip associated with a true random generator and a 96 bit secret key. The enhanced on-chip security feature permits a flexible administration of the memory access rights which makes it the right solution for advanced theft protection. Depending on the application requirements, in terms of security, the user can tailor and adjust the security level by selecting either a true mutual authentication process, a login procedure with a 32 bit password or use the chip as a plain text memory (smartcard). Security features based on a 32-bit password - Advanced NVM management access conditions - Memory blocks/pages Locking mechanism - Lock mechanism for AFI, DFSIS and EAS - Password protected EAS and AFI functionality - Destroy function to deactivate the chip forever.	
EM4223SLIC	13.56 MHz	R/W, 1K Bits	ISO15693	Chip Security based on Gran128A crypto algorithm - Mutual Authentication based on challenge/response - Secure Messaging - encryption of the RF communication channel - Message Authentication Code (MAC) - Possibility to select security level based on a 32-bit password - Optional Random ID for enhanced security and privacy - EEPROM blocks/pages Locking mechanism - Destroy function to deactivate the chip forever.	
EM4233 2k	13.56 MHz	R/W, 2K Bits	ISO15693	Read and write access to EEPROM can be protected by 32 bit password. All EEPROM words can be write protected by setting lock bits which transform them in read-only. 32 bit Password read and write protection The reader integrates the crypto algorithm of the EM4035 transponder IC associated with 4 secret keys. Each secret key is 96 bit length and it gives access to the EM4035 tag protected memory after a true mutual authentication process between the tag and the reader. The secret key can not be read by an external device and their integrity is protected by a 32 bit password.	
EM4237SLIC	13.56 MHz	R/W, 1K Bits	ISO15693	UHF D1 Decoder/Encoder circuit, IP-X, ISO 18000-6A/B & C compliant	
EM4237	13.56 MHz	R/W, 2K Bits	ISO15693	32-bit password-protected Kill command. 32-bit password-protected Access command. Anti-leaking feature to prevent malicious unlocking	
EM4269	125 kHz	R/W, 512 Bits	ISO FDX-B	32-bit password-protected Kill command. 32-bit password-protected Access command. BlockPermalock command for User memory (block is defined to be one page (4 words) in EEPROM. Only for User memory).	
EM4294	13.56 MHz	Front End	ISO15693/ISO 14443A/B	none	
EM4298	860-960 MHz	Decoder	ISO18000	none	
EM4322	125kHz+6.8MHz	Read only, 64 Bits		none	
EM4324	860-960 MHz	Read only, 1024 Bits	ISO18000	none	
EM4325	860-960 MHz	R/W, 4096 Bits	ISO18000	none	

Manufacturer	Type/Model Name	Frequency	Description	Standard/Notes	Security
Amel (acquired Temic Semiconductor's Integrated Circuit Business in 1998)	EM4333	13.56 MHz	R/W, 1K System+4K User+64KCode	ISO15693-ISO14443A	Security thanks to Hardware AES-128 Hardware DES/3DES Hardware Random Number Generator PIPS140.2. New stream cipher Grain128a with 128-bit key. High secure proprietary crypto with 96 bit key. Hardware Random Number Generator. Three pass mutual authentication according to standard ISO 9796-2. Data authentically protected with 32 bits MAC. The VICC offers three modes of secure modes: Normal mode used by all users; Safe Access mode granted to power users; Administration mode for card personalization. The Safe Access and Administration mode can be protected by different level of security: - Password protection - Mutual authentication with proprietary crypto compliant with EM Microelectronic HF family - MAC authentication MAC using new state-of-the-art stream cipher Grain128a The Grain128a stream cipher uses key length of 128 bits and it allows not only mutual authentication but also message authentication code (MAC) of 32 bits to ensure security of all data transfers. Every page in full 4KB memory can be protected against read or write access separately using protection bits. The protected pages can be then accessed or modified only in safe Access or Administration mode. Symmetric encryption / decryption algorithm can be achieved using AES, DES and Triple DES on chip HW accelerators. The crypto modes can be used in different modes as ECB, CBC and CTR. AES offers state-of-the-art security with 128 bit key length. DES/3DES offers backward compatibility to previous products. The memory can be secured by using the 32 bit password (stored in blocks) for all write and read protected operations. The password can be updated, but never read. Also chip has a control word (block2-bit6 pwd on/off) and a protection word (block1 - set blocks protection for read/write) 32 bit Password read and write protection. Lock feature convert EEPROM words in read only. All EEPROM words can be write protected by setting lock bits which transform them in read-only.
	EM4350/EM4150	100-150 kHz	R/W, 1K Bits		7 pages of user programmable and lockable memory (64-bit pages) The memory can be secured by using the 32 bit password (stored in blocks) for all write and read protected operations. The password can be updated, but never read. Also chip has a control word (block2-bit6 pwd on/off) and a protection word (block1 - set blocks protection for read/write). Read and write access to EEPROM can be protected by 32 bit password. All EEPROM words can be write protected by setting lock bits which transform them in read-only. 32 bit Password read and write protection. The 32 bit Password word has to be sent in Login command to enable password protected operations. The Password word can not be read out by Read Word command. The Protection word protects EEPROM words from being written. Every EEPROM word is protected by a pair of bits in Protection word. Once this bit pair is set to 11 the word cannot be written (it becomes read-only).
	EM4369	125 kHz	R/W, 512 Bits	ISO FDX-B	
	EM4444	300MHz-2.4GHz	R/W, 512 Bits		
	EM4450/EM4550 (replaces EM4150/EM4350)	125 kHz	R/W, 1024 Bits		
	EM4469/EM4569 (same as EM4469 with extended range)	100-150 kHz	R/W, 512 Bits		ISO11785 Compatible
	EM4522	125kHz±6.8MHz	R/W, 640 Bits		
	EM4550/EM4450 (replaces EM4150/EM4350)	125 kHz	R/W, 1024 Bits		
	NF4	13.56 MHz	R/W, 8K/32K/64K Bytes		ISO14443A
	TK5530	125 kHz	Read only, 126 Bits		
	TK5551	125 kHz	R/W, 264 Bits		ISO11784, 11785
	e5561	125 kHz	36 Bytes		none
	ATA5550	125 KHz	R/W, 264 Bits		
	ATA5551	125 KHz	R/W, 264 Bits		
	T/TK/5552	125 KHz	R/W, 1024 Bits		ISO11784, 11785
	T5554	100-150 kHz	R/W, 264 Bits		ISO11784, 11785
	T5556	125 KHz	R/W, 256OTP+224 Bits		
ATA5557	100-150 KHz	R/W, 330 Bits			
ATA5558	125 kHz	1344 Bits (1024+320)		ISO11784, 11785	
TK5561A-PP	125 kHz	128 bits		ISO11784, 11785	
ATA5567 (upgraded version of ATA5557)	100-150 KHz	R/W, 330 Bits			
ATA5570	125 kHz	R/W, 330 Bits		ISO11784, 11785	
ATA5577 (replaces ATA5567/T5557/TK5551)	125 KHz	R/W, 363 Bits		ISO11784/85 Compatible	
ATA5575M1	100-150 KHz	R/W, 128 Bits (OTP)			
ATA5575M1	100-150 KHz	R/W, 128 Bits (OTP)		ISO11784/85 - FDX-A/B	

Manufacturer	Type/Model Name	Frequency	Description	Standard/Notes	Security
	I.CODE SLIX-S (SL55302/SL55402)	13.56 MHz	R/W, 512 Bits	ISO15693/ISO18000-3	Password protected memory management (Read/Write access). Pages 1 (page = 4 blocks of 4 bytes each) can be protected with a password, which ensures that only authorized users get read/write access to the protected parts of the user memory (anti-counterfeiting) - Password protected Label Destroy: The 32-bit Destroy Password enables an addressed label to be destroyed with the DESTROY SLIX-S command. That status is irreversible and the label will never respond to any command again - Password protected Privacy Mode: The 32-bit Privacy password enables a label to be set to the Privacy mode with the ENABLE PRIVACY command. In this mode the label will not respond to any command except the command GET RANDOM NUMBERS, until it next receives the correct Privacy password. This mode is especially designed to meet the increasing demand to take care of the customers privacy - Password protected EAS and AFI functionality: The 32-bit EAS/AFI password enables the addressed label to be set in a mode where the EAS status, the EAS ID and/or the AFI values can only be changed if the correct EAS/AFI password is transmitted to the label within the mentioned commands. Lock mechanism for each user memory block (write protection)
	I.CODE 1LT (SL2S1402/1502/1602)	13.56 MHz	R/W, 240 Bits	ISO18000-3	EAS (Electronic Article Surveillance) functionality - Re-commissioning feature (privacy) with 32-bit kill password - 32-bit access password to allow a transition into the secured state - Long read/write ranges due to extremely low-power design. Lock mechanism for each user memory block (write protection)
	I.CODE 1LT-M (SL2S1421/1512/1612)	13.56 MHz	R/W, 510 Bits	ISO18000-3	EAS (Electronic Article Surveillance) functionality - Re-commissioning feature (privacy) with 32-bit kill password - 32-bit access password to allow a transition into the secured state. The user memory can be write locked, permanently write locked, unlocked, permanently unlocked or block overlocked
	I.CODE EPC (SL2ICS10)	13.56 MHz	R/W, 136 Bits	EPC	Lock mechanism for each user memory block (write protection)
	I.CODE UID (SL2ICS11)	13.56 MHz	R/W, 192 Bits	EPC	Label destroy command with 24 bit destroy code protection
	I.CODE UID-OTP (SL2ICD12)	13.56 MHz	R/W, 192 Bits	EPC	Memory is OTP. Label destroy command with 24 bit destroy code protection
	HITAG1 HT1CS3 (Vegas)	125 KHz	R/W, 256 Bytes		Encryption, authentication, 2x32 Bit passwords. Parts of memory can be write protected by the user
	HITAG1 HT1D2C0S3	125 KHz	R/W, 2048 Bits		Encryption, authentication, 2x32 Bit passwords. Parts of memory can be write protected by the user
	HITAG2 HT2ICS20	125 KHz	R/W, 32 Bytes	ISO11784/11785	Encryption, authentication, 16 Bit KeyHigh and 48 Bit KeyLow, 2 passwords (32 and 24 Bit); 5 Modes: Crypto = r/w using crypted transmission; Password = r/w in plain text previous password check; A = EM4100; B = Animal ID; C = PCF793x; HITAG2 is the name of the protocol used by the transponder and is identified as ID46 by SILCA's RW4. The original transponder from NXP is of the type PCF7930 (or same product family). Nevertheless, SILCA and JMA offer compatible transponder types, too. In case of SILCA, this transponder is called T14 and in case of JMA it is called TP1C. Still, one will in most cases find the more generic name "Philips 2nd Generation Crypto Code" for this type of transponder
	HITAG2 HT2DC0S20	125 KHz	R/W, 32 Bytes	ISO11784/11785	Encryption, authentication, 16 Bit KeyHigh and 48 Bit KeyLow, 2 passwords (32 and 24 Bit); 5 Modes: Crypto = r/w using crypted transmission; Password = r/w in plain text previous password check; A = EM4100; B = Animal ID; C = PCF793x.
	HITAG S HTSICH52	125 KHz	Read Only, 32 Bits	ISO11784/11785	none
	HITAG S HTSICH56	125 KHz	R/W, 256 Bits	ISO11784/11785	32 Bit Unique Identification Number (UID), 48 Bit secret key based encrypted authentication. Secure Memory Lock (rw) functionality.
	HITAG S HTSICH48	125 KHz	R/W, 2048 Bits	ISO11784/11785	32 Bit Unique Identification Number (UID), 48 Bit secret key based encrypted authentication. Secure Memory Lock (rw) functionality.
	HITAG µ HTMS1001	125 KHz	R/W, 128 Bits	ISO14223	Memory Lock functionality - 32-bit password feature.
	HITAG µ Advanced+ HTMS1x01/HTMS8x01	125 KHz	R/W, 512 Bits	ISO14223	Memory Lock functionality - 32-bit password feature.
	HITAG RO HTCCIC564x	125 KHz	R/W, 1760 Bits	ISO14223	Memory Lock functionality - 32-bit password feature.
	PCF7900/PC7900	125 KHz	Read only, 64 Bits	ISO11784/11785	none
	PCF7930	125 KHz	R/W, 1024		Fractional-N Transmitter (C: FRA/N TIC). Write lock mechanism (reversible) [excluded block1]. Password (56 bits) to protect from writing (may be readable or not). This transponder is a 2nd generation type transponder and uses the PIT protocol. It is compatible to the 1st generation protocol and offers the option of using a synchronization code scheme. Because of this, almost all car manufacturers have implemented their own scheme. Write lock mechanism (reversible) [excluded block1]. Password (56 bits) to protect from writing (may be readable or not). This 1st generation type transponder implements the read capabilities of the PIT protocol. As the transponder is OTP, there is no option of using a synchronization code scheme.
	PCF7931	125 KHz	R/W, 1024		Write lock mechanism (reversible) [excluded block1]. Password (56 bits) to protect from writing (may be readable or not). Additional shadow memory (not present in PCF731). It implements the SECT protocol which is a simple challenge/response protocol, using a not specified cipher.
	PCF7935	125 KHz	R/W, 1152		48 bit Secret Key and a random number in order to cipher any communication between the device and the base station. EEPROM read/write protection features. This is the first HITAG2 transponder and does not have any UHF capabilities. Hence, it is used solely for immobilizers. UID scheme: XX XX XX 1X.
	PCF7936 (Hitag2)	125 KHz	?		?
	PCF7937 (Hitag2 Extended)	?	?		96-bit secret key.
	PCF7938 (HITAG-Pro)	?	R/W, 448 Bytes		AES-128-Bit.
	PCF7939 (HITAG-Pro)	?	?		This transponder includes UHF capabilities and a RISC Controller with a 4 kB ROM that is used to program keyless entry features. Transponders of this type are also termed "STARIC lite" (Security Transponder and RISC Controller).
	PCF7941/21 (Hitag2)	Remote keyless entry	?		PCF7942/43/44 This transponder includes UHF capabilities and a RISC Controller with an 8 kB ROM for programming keyless entry features. Transponders of this type are also called "STARIC" (Security Transponder and RISC Controller). UID scheme: XX XX XX 4X.
	PCF7942/43/44 (Hitag2)	?	?		This transponder uses an updated protocol version (in comparison with PCF7941/42) to communicate via UHF for keyless entry purposes. The immobilization features are the same as above.
	PCF7945 (Hitag2)	Remote keyless entry	?		In contrast to the STARIC based transponders, this transponder does not have a RISC controller and instead features a built-in rolling code generator for keyless entry. UID scheme: XX XX XX 2X.
	PCF7946/47 (Hitag2)	?	?		This transponder is the first for keyless-go applications and again offers a RISC controller. UID scheme: XX XX XX 7X.
	PCF7952 (HITAG-Pro)	Keyless entry/go	?		?
	PCF7953 (Hitag2)	Keyless entry/go	?		?
	PCF7961/22 (Hitag2)	Remote keyless entry	?		?
	NCF2940	Remote keyless entry	?		?
	NCF2950	Keyless entry/go	?		?
	NCF2970	Keyless entry/go	?		?
	UCode HSL (SL3ICS3001)	860~960MHz/2.45GHz	R/W, 256 Bytes	ISO18000	Lock mechanism (write protection) for each byte
	UCode EPC v1.19 (SL3ICS10)	860~960MHz/2.45GHz	R/W, 96+256 Bits	ISO18000	32-bit kill password to permanently disable the tag - 32-bit access password to allow a transition into the secured transmission state.
	UCode EPC G2 (SL3ICS10)	860~960 MHz	R/W, 64 Bytes	ISO18000	Lock mechanism (write protection) for individual passwords and individual memory banks allow for permanent lock (permablock) status of a password or memory bank.
	UCode G2L/+ (SL3S1203/1213)	840~960 MHz	R/W, 128 Bits		Private User Memory area protected by special User Password - Memory read protection - Tag tamper alarm - 32-bit Kill Password to permanently disable the tag - 32-bit Access Password to allow a transition into the secured state - 32-bit User Password to allow access to the private user memory segment - Read protection - BlockWrite (32 bit) - Write Lock - BlockPermablock.
	UCode G2M/+ (SL3S1003/1013)	840~960 MHz	R/W, 256 Bits		Private User Memory area protected by special User Password - Memory read protection - Tag tamper alarm - 32-bit Kill Password to permanently disable the tag - 32-bit Access Password to allow a transition into the secured state - 32-bit User Password to allow access to the private user memory segment - Read protection - BlockWrite (32 bit) - Write Lock - BlockPermablock.
	UCode G2XM (SL3ICS1002)	860~960 MHz	R/W, EPC 240 Bit, TID 64 Bits	ISO18000-6	- Read Protect: protects all memory content including CRC16 from unauthorized reading - 32-bit kill password to permanently disable the tag - 32-bit access password to allow a transition into the secured transmission state
	UCode G2XL (SL3ICS1202)	860~960 MHz	R/W, 64+240 Bits	ISO18000-6	- Read Protect: protects all memory content including CRC16 from unauthorized reading - 32-bit kill password to permanently disable the tag - 32-bit access password to allow a transition into the secured transmission state.
	UCode 7 (SL3S1204)	860~960 MHz	none	ISO18000-6	32-bit kill password to permanently disable the tag - 32-bit access password
	UCode I2C (SL3S4011/4021)	860~960 MHz/12C	R/W, 3328 Bits	ISO18000-6	Memory read protection - 32-bit KILL password to permanently disable the tag - 32-bit ACCESS password to allow a transition into the secured transmission state.
	NTAG203/F	13.56 MHz	R/W, 168 Bytes	ISO14443A	- Field programmable read-only locking function per page for first 64 bytes - Field programmable read-only locking function per block - 32-bit user definable One-Time Programmable (OTP) area - 16-bit counter.
	NTAG210	13.56 MHz	R/W, 80 Bytes	ISO14443A	Capability container with one time programmable bits - Field programmable read-only locking function per page (per 2 pages for the extended memory section) - ECC based originality signature - 32-bit password protection to prevent unauthorized memory operations.
	NTAG212	13.56 MHz	R/W, 164 Bytes	ISO14443A	Capability container with one time programmable bits - Field programmable read-only locking function per page (per 2 pages for the extended memory section) - ECC based originality signature - 32-bit password protection to prevent unauthorized memory operations.
	NTAG213	13.56 MHz	R/W, 180 Bytes	ISO14443A	Field programmable read-only locking function per page for the first 16 pages - Field programmable read-only locking function above the first 16 pages per double page.
	NTAG215/215F	13.56 MHz	R/W, 540 Bytes	ISO14443A	Field programmable read-only locking function per page for the first 16 pages - Field programmable read-only locking function per 16 pages. Configurable password protection with optional limit of unsuccessful attempts - Anti-tearing support for capability container (CC) and lock bits - ECC supported originality check.
	NTAG216/216F	13.56 MHz	R/W, 924 Bytes	ISO14443A	Field programmable read-only locking function per page for the first 16 pages - Field programmable read-only locking function per 16 pages. Configurable password protection with optional limit of unsuccessful attempts - Anti-tearing support for capability container (CC) and lock bits - ECC supported originality check.
	NTP3xxx	13.56 MHz	???	ISO14443A	Activation game item (ex. Skylanders)
	Prime MIM256	13.56 MHz	R/W, 256 Bytes	LEGIC RF Standard (failed ISO14443F)	Encrypted data transmission and a high security due to unique authorisation concept. Individually programmable read/write protection for each segment, compatible with the existing LEGIC infrastructure. Cards and readers cannot authenticate each other; lack of cryptology.
	Prime MIM1024	13.56 MHz	R/W, 1024 Bytes	LEGIC RF Standard (failed ISO14443F)	Encrypted data transmission and a high security due to unique authorisation concept. Individually programmable read/write protection for each segment, compatible with the existing LEGIC infrastructure. Cards and readers cannot authenticate each other; lack of cryptology.
	ATC128MV	13.56 MHz	R/W, 128 Bytes	ISO15693	3DES, DES, LEGIC encryption; 96 Bit cryptographic authentication.
	ATC256MV	13.56 MHz	R/W, 256 Bytes	ISO15693	3DES, DES, LEGIC encryption; 96 Bit cryptographic authentication.
	ATCS12MV	13.56 MHz	R/W, 512 Bytes	ISO15693	3DES, DES, LEGIC encryption; 64 Bit cryptographic authentication.
	ATC1024MV	13.56 MHz	R/W, 1024 Bytes	ISO15693	3DES, DES, LEGIC encryption; 64 Bit cryptographic authentication.
	ATC2048MV	13.56 MHz	R/W, 2048 Bytes	ISO15693	3DES, DES, LEGIC encryption; 64 Bit cryptographic authentication.
	ATC4096MV	13.56 MHz	R/W, 4096 Bytes	ISO15693	3DES, DES, LEGIC encryption; 64 Bit cryptographic authentication.
	ATCS12MP	13.56 MHz	R/W, 512 Bytes	ISO14443	3DES, DES, LEGIC encryption; 64 Bit cryptographic authentication.
	ATC1024MP	13.56 MHz	R/W, 1024 Bytes	ISO14443	3DES, DES, LEGIC encryption; 64 Bit cryptographic authentication.
	ATC2048MP	13.56 MHz	R/W, 2048 Bytes	ISO14443	3DES, DES, LEGIC encryption; 64 Bit cryptographic authentication.
	ATC4096MP	13.56 MHz	R/W, 4096 Bytes	ISO14443	3DES, DES, LEGIC encryption; 64 Bit cryptographic authentication.
	AFS40963P	13.56 MHz	R/W, 4096 Bytes	ISO14443A	3DES, DES, LEGIC encryption; 64 Bit cryptographic authentication.
	CTC4096MP	13.56 MHz	R/W, 1002/2984 Bytes	ISO14443A/LEGIC RF Standard	AES (128/256 Bit), 3DES, DES, LEGIC encryption. 112 Bit cryptographic authentication.
	SLE 44R35/T/5	13.56 MHz	R/W, 1K Bytes	ISO14443A	AES (128/256 Bit), 3DES, DES, LEGIC encryption. 112 Bit cryptographic authentication. M1Kre compatible
Infinnon					

Manufacturer	Type/Model Name	Frequency	Description	Standard/Notes	Security	
	ST23YR08	13.56+contact	R/W, 8Kb	ISO14443B/B/PayPass	Security hardware firewall for memories (access rules are user defined and can be selected by mask-options) and hardware DES accelerator (accessible via cryptographic software libraries located in ST ROM) with library support for symmetrical algorithms: DES, Triple DES, DESX computations and CBC chaining mode... FIPS 140-2 compliant random number generator with two G.U.N. registers (Generators of Unpredictable Number). Enhanced NESCRIPT crypto-processor for public key cryptography.	
	ST19XR34	13.56+contact	R/W, 34Kb	ISO14443B/B'	Security hardware firewall for memories (access rules are user defined and can be selected by mask-options) and hardware DES accelerator (accessible via cryptographic software libraries located in ST ROM) with library support for symmetrical algorithms: DES, Triple DES, DESX computations and CBC chaining mode... FIPS 140-2 compliant random number generator with two G.U.N. registers (Generators of Unpredictable Number). 1088 Bit Modular arithmetic processor with library support for asymmetrical algorithms - Fast modular multiplication and squaring using Montgomery method. Software Crypto libraries in separate ST ROM area for efficient algorithm coding using a set of advanced functions - Software selectable operand length up to 2176 bits.	
	MR31	13.56+contact	R/W, 16K, 22K, 38K, 52K Bytes	ISO14443A/B/B'	- NESCRIPT coprocessor for public key cryptography algorithm - Protection against multiple attacksThe SR312352 features hardware accelerators for advanced cryptographic functions. The AES accelerator provides a high performance implementation of AES-128, AES-192, AES-256 algorithms. The 3-key Triple DES accelerator (EDES+) peripheral enables Cipher Chaining (CBC) mode. Fast DES and triple DES computation based on three key registers and one data register, while the NESCRIPT crypto-processor efficiently supports the public key algorithm with native operations up to 4096 bits long. Two 16-bit general-purpose timers are available, one is configurable as a watchdog.	
	SR31	13.56+contact	R/W, 16K, 22K, 38K, 40K, 52K Bytes	ISO14443A/B/B'	- NESCRIPT coprocessor for public key cryptography algorithm - Protection against multiple attacksThe SR312352 features hardware accelerators for advanced cryptographic functions. The AES accelerator provides a high performance implementation of AES-128, AES-192, AES-256 algorithms. The 3-key Triple DES accelerator (EDES+) peripheral enables Cipher Chaining (CBC) mode. Fast DES and triple DES computation based on three key registers and one data register, while the NESCRIPT crypto-processor efficiently supports the public key algorithm with native operations up to 4096 bits long. Two 16-bit general-purpose timers are available, one is configurable as a watchdog.	
	M24LR04/1664E-R	13.56+12C	R/W, 4K, 16K, 64K Bytes	ISO15693	Lock-sector command sets the access rights and permanently locks the selected sector (1 sector = 32 blocks). Multiple password protection in RF mode - Single password protection in I2C mode. In I2C mode the M24LR04E-R controls I2C sector write access using the 32bit-long I2C password and the 64-bit I2C_Write_Lock bit area. In RF mode, each memory sector of the M24LR04E-R can be individually protected by one of three available 12bit passwords, and each sector can also have Read/Write access conditions set. Each memory sector of the M24LR04E-R is assigned with a Sector security status byte including a Sector Lock bit, two Password Control bits and two Read/Write protection bits.	
	M24LR84-R	13.56+12C	R/W, 65536 Bits	ISO15693	Lock-sector command sets the access rights and permanently locks the selected sector (1 sector = 32 blocks). Multiple password protection in RF mode - Single password protection in I2C mode. In I2C mode the M24LR04E-R controls I2C sector write access using the 32bit-long I2C password and the 64-bit I2C_Write_Lock bit area. In RF mode, each memory sector of the M24LR04E-R can be individually protected by one of three available 12bit passwords, and each sector can also have Read/Write access conditions set. Each memory sector of the M24LR04E-R is assigned with a Sector security status byte including a Sector Lock bit, two Password Control bits and two Read/Write protection bits.	
	XRA00	866-928 MHz	R/W, 128 Bits, 96-bit EPC code	EPC Class 1b	8-bit destruct code - 8-bit lock code.	
	XRA62	866-928 MHz	R/W, 432 Bits	EPC Gen2	Kill Command - Access Password - Lock mechanism.	
	RC-S919	13.56 MHz	R/W, 576 Bytes	ISO/IEC 18092	?	
	RC-S962/1	13.56 MHz	R/W, 2464 Bytes	ISO/IEC 18092-FeUcA (failed ISO14443C)	The access key is generated from the area key and service key of the area and service to be accessed. Mutual authentication is a process of cross-checking confirmation between PCD and PICC, using the access key mentioned above. By using information as the key, which is generated in the mutual authentication process, the subsequent data on the communication path is encrypted, stream-lined authentication via triple DES data encryption algorithm. By adding a Message Authentication Code (MAC) to the readout data, the authenticity of the card can be verified by the reader. Supports only non-encrypted commands.	
	RC-S965 (Lite)	13.56 MHz	R/W, 224 Bytes FRAM	ISO/IEC 18092-FeUcA Lite	- Mutual authentication (Internal Authentication/External Authentication) - MAC generation, addition, and verification functions - Tamper-resistance function - Read Only Access	
	RC-S966 (Lite-S)	13.56 MHz	R/W, 432 Bytes FRAM	ISO/IEC 18092-FeUcA Lite-S	- Read / Write Access - Read After Authentication - Write After Authentication - Write MAC	
	RC-SA00	13.56 MHz	R/W, 6K Bytes	ISO/IEC 18092	AES and DES encryption; AES-encrypted commands; DES-encrypted commands; Non-encrypted commands	
	RC-SA01	13.56 MHz	R/W, 4K Bytes	ISO/IEC 18092	AES encryption; AES-encrypted commands; Non-encrypted commands	
	RC-S888	13.56 MHz	R/W, 4K Bytes	ISO/IEC 18092	Embedded IC chip (RC-S962) with superior tamper resistant characteristics	
	RC-S889	13.56 MHz	R/W, 9K Bytes	ISO/IEC 18092	Embedded IC chip (RC-S980) with superior tamper resistant characteristics	
	RC-S860	13.56 MHz	R/W, 4K Bytes	ISO/IEC 18092	IPS-DES encryption is used for the mutual authentication between a card and reader, reader and controller. Transmission data is encrypted using a transaction key which is dynamically generated at every mutual authentication. These features make forgery and card fraud nearly impossible.	
	MB89R118	13.56 MHz	R/W, 2K Bytes FRAM	ISO/IEC 15693	Lock (disable to write) the requested 1 block in the user area.	
	MB89R119	13.56 MHz	R/W, 256 Bytes FRAM	ISO/IEC 15693	Lock (disable to write) the requested 1 block in the user area.	
	UNIQUE (EM4102)	125 KHz	Read only, 64 Bits		none	
	TS/Nova (DMA TP05)	130 KHz	R/W, 160 Bits (64 or 128 selectable)		Password functions.	
	Magic (probably Megamos Crypto)	125 KHz	R/W, 192 Bits		Crypto protection: Password functions.	
	Q5 (same as T5555)	125 KHz	R/W, 264 Bits		Password mode allows reading one word after password check - Write protection command to lock the words independently from one another.	
	TITAN (EM4550)	125 KHz	R/W, 1024 Bits		The memory can be secured by using the 32 bit password (stored in block0) for all write and a protected word (block1 - set blocks protection for read/write).	
	TagCoder Lite	125 KHz	R/W, 512 Bits		The advantage of two way authentication over conventional cryptographic transponders is that only a valid interrogation of the transponder can result in the return of the cryptographic reply that is sent back to the vehicle reader. The first authentication takes place within the transponder; the second authentication is carried out within the transponder unit itself. Due to this two way authentication method and the 96 bit Secret Key one of the highest security level available for automotive transponders on the market is reached. 32 Bit Password; 2 lock bits; 32 Bit customer key.	
	TagCoder (as the previous IC but with integrated remote logic)	125 KHz	R/W, 512 Bits		The advantage of two way authentication over conventional cryptographic transponders is that only a valid interrogation of the transponder can result in the return of the cryptographic reply that is sent back to the vehicle reader. The first authentication takes place within the transponder; the second authentication is carried out within the transponder unit itself. Due to this two way authentication method and the 96 bit Secret Key one of the highest security level available for automotive transponders on the market is reached. 32 Bit Password; 2 lock bits; 32 Bit customer key.	
	TagAccess	125 KHz/Serial	R/W, 4096 Bits		TagAccess combines the functionality of a 125 kHz crypto transponder together with an SPI serial interface. This unique combination allows for the sharing of EEPROM and crypto operations between TagAccess and a microcontroller. It is possible to access the EEPROM of TagAccess via a simple serial protocol or via the 125 kHz transponder link from the vehicle immobilizer base station. EEPROM is used to store device configuration, the user programmable secret keys (not readable via SPI), 32 bit unique Device Identification, 32 bit password, as well as 3,726 bits of freely programmable user memory.	
	AES-Tag	125 kHz	R/W, 10240 Bits		Different types of read/write protection of the EEPROM are also implemented, cryptographic Read/Write Transponder containing the NIST-proven public encryption algorithm AES (Advanced Encryption Standard). The performance optimised implementation is based on 128 bit secret key with multiple authentication methods and security levels. Due to a patented protocol concept extremely short timings are selectable in all authentication modes single, mutual and mutual ISO. Random number generation is supported via an embedded TRNG. The transponder also contains a 32 bit identification number as well as multiple configuration and lock-mechanisms. Various protections mechanisms for the user-memory can be configured on customer's choice and preference. A special increment-counter in ring-bufferarchitecture completes the outstanding feature list of this product. 128 bit secret keys (3x) - 32 bit customer key - 6 lock bits - 32 bit password.	
	???	Zodiac (EM4102) Zodiac (EM4102) (probably a Sokymat product)	134.2 KHz	Read only, 128 Bits	ISO11794	none
	RI-TRP-B*	134.2 KHz	R/W, 88 Bits		Page 1, 2, 4 RW; Page 3 R/O; Page 4 (encrypted); 8 bit password. In the encryption mode the interrogator sends (writes) the encryption command in the write address followed by a 40-bit random number (challenge) to the transponder. The challenge is shifted into the encryption logic, which is also initialized with the 40-bit encryption key stored in EEPROM. When the challenge has been completely received, a block cipher algorithm is executed using both the challenge and the encryption key. If fewer or more bits are received, a discharge is executed in the subsequent read phase (no response). Once it detects the end of the encryption phase, the transponder responds by sending the 24 bit random number stored in the EEPROM and a 24 bit response (signature) that was generated by the block cipher algorithm (DST40).	
	RI-TRP-D*	134.2 KHz	R/W, 1360 Bits		? (probably DST40).	
	RI-TRP-1*	134.2 KHz	R/W, 1360 Bits		? (probably DST40). 24 Bits selective Address width.	
	RI-TRP-M*	134.2 KHz	R/O, 30 Bits+R/W 208 Bits		? (probably DST40).	
	RI-TRP-R*/D*	134.2 KHz	Read only, 64 Bits		none	
	RI-TRP-V*	134.2 KHz	R/W, 50 Bytes		Lock bits; TI Challenge/Response principle; Single Encryption or Mutual Authentication; TI Random Challenge/Response; 40-bit Mutual Authentication and Issuer Keys 24 bit signature (DS1).	
	RI-TRP-W*	134.2 KHz	R/W, 80 Bits		TI Challenge/Response; Mutual Authentication; Secure Issuer Access Mode; Encryption; Mutual Authentication; Issuer Key Each 40 bit; Encryption response (signature) 24 bit (DS1).	
	TMS37134	134.2 KHz	R/W, 80 Bits		80-bit key length, 4-byte or 5-byte challenge, 3-byte signature (DS180).	
	TMS37145	134.2 KHz	R/W, 80 Bits		Each block is separately programmable by the user and can be locked to protect data from modification. Once the data has been 'locked', then it cannot be changed. Two levels of lock locking are supported: individual block locking by the user (U) or individual block locking of factory programmed data (F) during manufacturing. Bit 2 of the 'Block Security Status' Byte defined in ISO 15693-3 is used to store the Factory Lock Status of the Block. Block locking irreversibly protects the locked data from any further reprogramming. Each block is separately programmable by the user and can be locked to protect data from modification. Once the data has been 'locked', then it cannot be changed. Two levels of lock locking are supported: individual block locking by the user (U) or individual block locking of factory programmed data (F) during manufacturing. Bit 2 of the 'Block Security Status' Byte defined in ISO 15693-3 is used to store the Factory Lock Status of the Block. Factory Block locking irreversibly protects the locked data from any further reprogramming. User locked blocks can be reprogrammed by use of the password protected write command. Kill command available.	
	RI-TH1-CB1A (based on TagIt) (obsolete)	13.56 MHz	R/W, 2 KBit	ISO15693	Each block is separately programmable by the user and can be locked to protect data from modification. Once the data has been 'locked', then it cannot be changed. Two levels of lock locking are supported: individual block locking by the user (U) or individual block locking of factory programmed data (F) during manufacturing. Bit 2 of the 'Block Security Status' Byte defined in ISO 15693-3 is used to store the Factory Lock Status of the Block. Block locking irreversibly protects the locked data from any further reprogramming. Each block is separately programmable by the user and can be locked to protect data from modification. Once the data has been 'locked', then it cannot be changed. Two levels of lock locking are supported: individual block locking by the user (U) or individual block locking of factory programmed data (F) during manufacturing. Bit 2 of the 'Block Security Status' Byte defined in ISO 15693-3 is used to store the Factory Lock Status of the Block. Factory Block locking irreversibly protects the locked data from any further reprogramming. User locked blocks can be reprogrammed by use of the password protected write command. Kill command available.	
	RI-TH1-CB3A (based on TagIt)	13.56 MHz	R/W, 2 KBit	ISO15693+Magnetic Stripe	Each block is separately programmable by the user and can be locked to protect data from modification. Once the data has been 'locked', then it cannot be changed. Two levels of lock locking are supported: individual block locking by the user (U) or individual block locking of factory programmed data (F) during manufacturing. Bit 2 of the 'Block Security Status' Byte defined in ISO 15693-3 is used to store the Factory Lock Status of the Block. Block locking irreversibly protects the locked data from any further reprogramming. User locked blocks can be reprogrammed by use of the password protected write command. Kill command available.	
	Tag-it HF-1 Standard	13.56 MHz	R/W, 256 Bit	ISO15693	Each block with 32 bit is user programmable and can be locked individually to protect data from modification. Once set, the lock bit cannot be reset. The user memory is field programmable per block. Two levels of lock locking are supported: individual block locking by the user (U) or individual block locking of factory programmed data (F) during manufacturing. Bit 2 of the 'Block Security Status' Byte defined in ISO 15693-3 is used to store the Factory Lock Status of the Block. Block locking irreversibly protects the locked data from any further reprogramming.	
	Tag-it HF-1 Pro	13.56 MHz	R/W, 256 Bit	ISO15693	Each block with 32 bit is user programmable and can be locked individually to protect data from modification. Once set, the lock bit cannot be reset. The user memory is field programmable per block. Two levels of lock locking are supported: individual block locking by the user (U) or individual block locking of factory programmed data (F) during manufacturing. Bit 2 of the 'Block Security Status' Byte defined in ISO 15693-3 is used to store the Factory Lock Status of the Block. Block locking irreversibly protects the locked data from any further reprogramming.	
	Tag-it HF-1 Plus	13.56 MHz	R/W, 2048 Bit	ISO15693	Each block with 32 bit is user programmable and can be locked individually to protect data from modification. Once set, the lock bit cannot be reset. The user memory is field programmable per block. Two levels of lock locking are supported: individual block locking by the user (U) or individual block locking of factory programmed data (F) during manufacturing. Bit 2 of the 'Block Security Status' Byte defined in ISO 15693-3 is used to store the Factory Lock Status of the Block. Block locking irreversibly protects the locked data from any further reprogramming.	
	RI-UHF-*	860-960 MHz	R/W, 96 Bits EPC+32 Bits UID	EPC Gen2 - ISO18000-6	?	
	PicoPass 2KS	13.56 MHz	R/W, 2K Bit	ISO14443A/ISO14443B/ISO15693	Cryptographic security for data protection and chip authentication. Two unique secret keys are used to protect two different applications or to manage crediting and debiting of a secure stored value area. Cryptographic security protections can be disabled during personalization phase.	
	PicoPass 16KS	13.56 MHz	R/W, 16K Bit	ISO14443A/ISO14443B/ISO15693	Cryptographic security for data protection and chip authentication. Two unique secret keys are used to protect two different applications or to manage crediting and debiting of a secure stored value area. Cryptographic security protections can be disabled during personalization phase.	

